


JM31-CP Block Diagram

Project code: 91.4HL01.001

PCB P/N : 48.4HL01.031

REVISION : 09921-3



A B

PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/ GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/ GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2

USB Table

Pair	Device
0	USB1
1	USB2
2	USB4
3	MINICARD2
4	WECAM
5	Blue Tooth
6	MINIC1
7	Cardreader
8	NC
9	NC
10	NC
11	NC
12	NC
13	NC



C D E

Processor Strapping


Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

Madison ATI

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A3	Document Number JM31-CP		Rev SA
Date:	Thursday, February 25, 2010	Sheet 2 of	62




FSC	0	1	ICS
SPEED	133MHz (Default)	100MHz	
FSC	0	1	SLG
SPEED	133MHz (Default)	100MHz	



VCC_CORE

PROCESSOR CORE POWER

48A



VCC_CORE

AG35 VCC
AG34 VCC
AG33 VCC
AG32 VCC
AG31 VCC
AG30 VCC
AG29 VCC
AG28 VCC
AG27 VCC
AG26 VCC
AF35 VCC
AF34 VCC
AF33 VCC
AF32 VCC
AF31 VCC
AF30 VCC
AF29 VCC
AF28 VCC
AF27 VCC
AD35 VCC
AD34 VCC
AD33 VCC
AD32 VCC
AD31 VCC
AD30 VCC
AD29 VCC
AD28 VCC
AD27 VCC
AD26 VCC
AC35 VCC
AC34 VCC
AC33 VCC
AC32 VCC
AC31 VCC
AC30 VCC
AC29 VCC
AC28 VCC
AC27 VCC
AC26 VCC
AA35 VCC
AA34 VCC
AA33 VCC
AA32 VCC
AA31 VCC
AA30 VCC
AA29 VCC
AA28 VCC
AA27 VCC
AA26 VCC
Y35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
R35 VCC
R34 VCC
R33 VCC
R32 VCC
R31 VCC
R30 VCC
R29 VCC
R28 VCC
R27 VCC
R26 VCC
P35 VCC
P34 VCC
P33 VCC
P32 VCC
P31 VCC
P30 VCC
P29 VCC
P28 VCC
P27 VCC
P26 VCC

CLARKSFIELD


1.1V RAIL POWER

CPU CORE SUPPLY

POWER

CPU VIDS

SENSE




GP

CLARKUNF
62.10053.561
1ND = 62.10053.561
2ND = 62.10055.341

6 OF 9

AH14 VTT0
AH12 VTT0
AH11 VTT0
AH10 VTT0
J14 VTT0
J13 VTT0
H14 VTT0
H12 VTT0
G14 VTT0
G13 VTT0
G12 VTT0
F14 VTT0
F13 VTT0
F12 VTT0
E11 VTT0
E14 VTT0
E12 VTT0
D14 VTT0
D12 VTT0
D11 VTT0
C14 VTT0
C13 VTT0
C12 VTT0
C11 VTT0
B14 VTT0
B12 VTT0
A14 VTT0
A13 VTT0
A12 VTT0
A11 VTT0

AF10 VTT0
AE10 VTT0
AC10 VTT0
AB10 VTT0
Y10 VTT0
W10 VTT0
U10 VTT0
T10 VTT0
J12 VTT0
J11 VTT0
J16 VTT0
J15 VTT0



1D05V_VTT


The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

1D05V_VTT

1D05V_VTT

Please note that the VTT Rail Values are Auburndale
VTT=1.05V; Clarkfield
VTT=1.1V


VCC_CORE



Madison ATI

緯創資通		Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsin 221, Taiwan, R.O.C.			
Title			
Size		CPU (4/7)	
Custom		Document Number	
		JM31-CP	
Date: Thursday, February 25, 2010		Sheet 7 of 62	
		Rev SA	



Please note that the VTT Rail Values are Auburndale
VTT=1.05V; Clarksfield
VTT=1.1V



Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title			
CPU (5/7)			
Size A3	Document Number		Rev
	JM31-CP		-3
Date: Thursday, February 25, 2010		Sheet 8 of	62



Madison ATI





緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU (6/7)			
Size	Document Number	Rev	
A3	JM31-CP	SA	
Date:	Thursday, February 25, 2010	Sheet	9 of 62

SO-DIMM VREFDQ (M3) Circuit for Clarkfield Processor







CLARKSFIELD

RESERVED



VSS (AP34) can be left NC is
CRB implementation; EDS/DG
recommendation to GND.



PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port


CFG7(Reserved) - Temporarily used for early Clarkfield samples.	
CFG7	Clarkfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.





CLARKUNF
62.10053.561
1ND = 62.10053.561
2ND = 62.10055.341

Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU (7/7)	
Size	Document Number	Rev	
A3	JM31-CP	-1	
Date:	Thursday, February 25, 2010	Sheet	10 of 62









Madison ATI



緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
PCH (4/9)			
Size A3	Document Number JM31-CP		Rev SB
Date: Thursday, February 25, 2010		Sheet 14	of 62

These pins are left as NC,
because the function is disable.



BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC (Default)
1	0	Reserved
0	1	PCI
1	1	SPI

35 POLK_FWH
12 CLK_PCI_FB
34 CLK_PCI_KBC



PCH1E

H40 AD0
N34 AD1
C44 AD2
A38 AD3
C36 AD4
J34 AD5
A40 AD6
D45 AD7
E36 AD8
H48 AD9
E40 AD10
C40 AD11
M48 AD12
M45 AD13
F53 AD14
M40 AD15
M43 AD16
J36 AD17
K46 AD18
F40 AD19
K46 AD20
M51 AD21
J52 AD22
K51 AD23
L34 AD24
F42 AD25
J40 AD26
G46 AD27
F44 AD28
M47 AD29
AD30
H36 AD31

C/BEO# G38
C/BE1# H51
C/BE2# B37
C/BE3# A44

INT PIRQA# G38
INT PIRQB# H51
INT PIRQC# B37
INT PIRQD# A44

PCI REQ0# F51
PCI REQ1# A46
PCI REQ3# M53

PCI GNT0# F48
PCI GNT1# K46
PCI GNT3# H53

IBEXPEAK-M-GP-NF
71.0IBEX.A0U
1ND = K1.G5501.002

5 OF 10

NV_CE#0 AY9
NV_CE#1 BD1
NV_CE#2 AP15
NV_CE#3 BD8
NV_DQ#0 NV_DQ#1
NV_DQ#2 NV_DQ#3
NV_DQ#4 NV_DQ#5
NV_DQ#6 NV_DQ#7
NV_DQ#8 NV_DQ#9
NV_DQ#10 NV_DQ#11
NV_DQ#12 NV_DQ#13
NV_DQ#14 NV_DQ#15

NV_ALE AY6
NV_CLE AY6
NV_RCOMP AU2
NV_RB# AV7
NV_WR#_RE AY8
NV_WR#_RE AY5
NV_WE#_CK0 AV1
NV_WE#_CK1 BF5

USBPN0 H18
USBPN1 J18
USBPN2 C18
USBPN3 M20
USBPN4 J20
USBPN5 L20
USBPN6 F20
USBPN7 G20
USBPN8 A20
USBPN9 C20
USBPN10 M22
USBPN11 N22
USBPN12 B21
USBPN13 D21
USBPN14 H22
USBPN15 J22
USBPN16 F22
USBPN17 A22
USBPN18 C22
USBPN19 G24
USBPN20 L24
USBPN21 M24
USBPN22 A24
USBPN23 C24
USBPN24 J24

USB OC#3 N16
USB OC#1 J16
USB OC#0 E16
USB OC#0 G16
USB OC#0 F12
USB OC#0 I15



These pins are left as NC,
because the function is disable.

DMI Termination Voltage	
NV_CLE	Set to Vss when low. Set to Vcc when high.

Danbury Technology:
Disabled when Low.
Enable when High.

USB

Pair	Device
0	EXT USB1
1	USB1 (on board)
2	EXT USB2
3	MINICARD1
4	WECAM
5	SIM Card
6	NC
7	NC
8	NC
9	NC
10	NC
11	Blue Tooth
12	MINIC2
13	Cardreader



A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default

Madison ATI

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (5/9)

Size A3

Document Number

JM31-CP

Date: Thursday, February 25, 2010

Sheet 15 of 62















Rev


SB



GPIO8 has a weak[20K] internal pull up.
No need to have external pull down/up.
GPIO8 pin set to high at reset.


GPIO15 has a weak[20K] internal pull down.
No need to have external pull up/down.
GPIO 15 pin is set to low at reset.
Low : ME Crypto TLS with no confidentiality
High : ME Crypto TLS with confidentiality

GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.










FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMSn+ TMDSn- = ATMSn- TMDSClk+ = ATMDSCLK+ TMDSClk- = ATMDSCLK- BTMSn+ = High Impedance BTMSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSClk+ TMDSClk-
H	TMDSn+ = BTMSn+ TMDSn- = BTMSn- TMDSClk+ = BTMDSCLK+ TMDSClk- = BTMDSCLK- ATMSn+ = High Impedance ATMSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSClk+ TMDSClk-

Function Table

Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A





H = HIGH Logic Level L = LOW Logic Level



Function Table

Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A

H = HIGH Logic Level L = LOW Logic Level



E	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

Madison ATI

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

PX SWITCH


Size A3 Document Number

JM31-CP

Rev **SB**

Date: Thursday, February 25, 2010 Sheet 22 of 62


Layout Note:
Place these resistors
close to the CRT-out
connector



Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR



L=>B0 -DIS
H=>B1 -UMA

15,22,23 dGPU_SELECT#


For DIS CRT

54,57 NV_CRT_HSYNC


For UMA CRT

14 PCH_VSYNC

Hsync & Vsync level shift



DDC_CLK & DATA level shift



Madison ATI

緯創資通

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.

Title

CRT CONN

Size

Document Number


JM31-CP

Rev

SB


Date: Thursday, February 25, 2010

Sheet 24 of 62



SATA Connector

2009/09/08 R658 SA測試
power consumption 所更換,
之後要換回 (63.00000.00L)



Madison ATI

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD CONNSize
A3

Document Number


JM31-CP




-1

Date: Thursday, February 25, 2010

Sheet	26	of	62
-------	----	----	----


BLUETOOTH MODULE







Madison AT1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
USB CONN			
Title Size A3	Document Number JM31-CP	Rev -3	
Date: Thursday, February 25, 2010		Sheet 28 of 62	



2009/09/14 R296 SA測試 power consumption
所更換,之後要換回(63.00000.00L)

2009/09/16 R296 SA測試 power consumption
所更換,之後要換回(63.00000.00L)



Madison ATI

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Azalia codec ALC271**

Size A3
Document Number



JM31-CP

Rev SB




Date: Thursday, February 25, 2010

Sheet 29 of 62



Internal Speaker



LINE OUT





MIC IN



Madison ATI

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
AUDIO jack			
Size	Document Number	Rev	
A3	JM31-CP	-1	
Date:	Thursday, February 25, 2010	Sheet	30 of 62



Madison AT1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN CONN

Size
A3

Document Number


JM31-CP

Rev
SB


Date: Thursday, February 25, 2010

Sheet 31 of 62


Mini Card Connector(WLAN)



Place near MINI1



Mini Card Connector(Robson2 and 3G)



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
MINI CARD			
Size A3	Document Number	Rev	
	JM31-CP	-1	
Date:	Thursday, February 25, 2010	Sheet	32 of 62

11 PCH_SPI_CS#0 >>>>
 11 PCH_SPI_HOLD#0 >>>>
 11 PCH_SPI_WP#0 >>>>
 11 PCH_SPI_CLK >>>>
 11 PCH_SPI_MOSI >>>>
 11 PCH_SPI_MISO >>>>


U16
 CS# 1
 DO 2
 WP# 3
 VSS 4
 VCC 8
 HOLD# 7
 CLK 6
 DI 5
 W25Q32BVSSIG-1-GP
 72.25Q32.A01
 1ND = 72.25Q32.A01
 2ND = 72.25Q32.A01
 3ND = 72.25Q32.D01
 SB 1117
 4MB

3D3V_S0
 C309
 SA1017
 U10V10KX-50P









Pinout diagram for SA 1002 showing connections for LPC LAD0-LAD3, LPC LFRAME#, PLT_RST#, PCLK_FWH, and TP pins.







Connections shown:

- 11,34 LPC_LAD0 to SA 1002 Pin 1
- 11,34 LPC_LAD1 to SA 1002 Pin 2
- 11,34 LPC_LAD2 to SA 1002 Pin 3
- 11,34 LPC_LAD3 to SA 1002 Pin 4
- 11,34 LPC_LFRAME# to SA 1002 Pin 5
- 5,15,28,31,32,34,38,51,53 PLT_RST# to SA 1002 Pin 6
- 15 PCLK_FWH to SA 1002 Pin 7
- TP955 to SA 1002 Pin 8
- TP305 to SA 1002 Pin 9
- TP485 to SA 1002 Pin 10
- TP365 to SA 1002 Pin 11
- TP455 to SA 1002 Pin 12
- TP315 to SA 1002 Pin 13
- TP31 to SA 1002 Pin 14



TOUCH PAD







Madison ATI




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
POWER CONN		
Size	Document Number	Rev
A3	JM31-CP	-3
Date: Thursday, February 25, 2010 Sheet 37 of 62		



ISL62883 VCC_CORE




TPS51123 5V/3D3V



RT9026 0D75V_S0





Charger BQ24745



Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
Power Block Diagram		
Size	Document Number	Rev
	JM31-CP	SA
Date:	Thursday, February 25, 2010	Sheet 39 of 62



Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		ISL62882 CPU CORE (2/2)	
Size	A3	Document Number	Rev
JM31-CP		SB	
Date:	Thursday, February 25, 2010	Sheet	41 of 62



Iomax=4A
OCP>7.5A

20090903

Id=7A
Qg=8.7~13nC
Rds(on)=23~30mohm

U18
SI4800BDY-T1-GP
84.04800.D37
1ND = 84.04800.D37

U26
FDMC8884-GP
84.08884.A37
1ND = 84.08884.A37

Iomax=5A
OCP>13.5A



20090903

Id=7A
Qg=8.7~13nC
Rds(on)=23~30mohm



U26
FDMC8884-GP
84.08884.A37
1ND = 84.08884.A37

Vout=2* (1+R1/R2)

	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2




Freq=360KHz




Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title			RT8209E +VCCP	
Size	Document Number	JM31-CP		Rev
A3				SB
Date:	Thursday, February 25, 2010	Sheet	44	of 62



Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



Madison ATI

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size
A3


Document Number

JM31-CP



Rev
SB

Date: Thursday, February 25, 2010


Sheet 49 of 62



+3VS to 3.3V_DELAY Transfer



G9661 for 1D8V_VGA



Madison ATl

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ATI POWER

Size
A3


Document Number


JM31-CP


Date: Thursday, February 25, 2010

Sheet 52 of 62



Rev
-1







71.MDSON.M01
2ND = 71.0PARK.M04
DIS




71.MDSON.M01
2ND = 71.0PARK.M04
DIS

For SSTL-1.8/SSTL-2/DDR1/GDDR1: 0.5 * VDDR1.

For DDR3/GDDR3/GDDR4/GDDR5: 0.7 * VDDR1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R




Madison: MEM_CALRP[0,2] signals are used.
Park: MEM_CALRP1 and MEM_CALRN1 are used

71.MDS0N.M01
2ND = 71.0PARK.M04
DIS

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS
TX_PWRS_ENB (Internal PD)	GPIO0	PCIe FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	X
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	X
RESERVED	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RESERVED	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
VIP_DEVICE_STRAP_ENA (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	X X X
RSVD	V2SYNC		0
RSVD	H2SYNC		0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00:No audio function 01:Audio for DisplayPort and HDMI (if adapter is detected) 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI	X X

AMD RESERVED CONFIGURATION STRAPS	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
H2SYNC, GENERICC, GPIO2, GPIO21	





If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1	
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number
128MB	x000	ST	M25P05A
256MB	x001	Microelectronics	M25P10A
64MB	x010		M25P20
32MB	x		M25P40
512MB	x		M25P80
1GB	x	Chingis (formerly PMC)	Pm25LV512A
2GB	x		Pm25LV010A
4GB	x		



71.MDS0N.M01
2ND = 71.0PARK.M04
DIS

Designator	For M97-M2	For Mannheim
R_MEM_1	10K	10K
R_MEM_2	40R/Short	680R
R_MEM_3	DY	DY
C_MEM	2.2nF	68pF

DDR3



Madison ATI

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File			
VRAM(2/4)			
Size	Document Number	Rev	
A3		JM31-CP	
Date:	Thursday, February 25, 2010	Sheet	59 of 62

SAMSUNG: 72.41164.H0U (VR.1GB0B.006)
HYNIX: 72.51G63.C0U (VR.1GB0G.004)

57,58 DQMA#[0..7] <<>>

57,58 RDQSA#[0..7] <<>>

57,58 WDQSA#[0..7] <<>>

57,58 MAA[0..12] << MAA[0..12]

57,58 MDA[0..63] <<>> MDA[0..63]

	5	4	3	2	1
D					
C					
B					
A					

Madison ATI

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Modify History			
Size	Document Number		Rev
	JM31-CP		SA
Date:	Thursday, February 25, 2010		Sheet 62 of 62